Application No.: 09/924239 Docket No.: 20661-00788USPT

## **AMENDMENTS TO THE CLAIMS**

| 1  | 1. (original) A method for reprogramming a memory in a microcontroller, comprising           |
|----|--|
| 2  | the steps of:  |
| 3  | providing a first memory, said first memory storing program instructions that the            |
| 4  | microcontroller is capable of executing;   |
| 5  | providing a second memory, said second memory storing information;                           |
| 6  | identifying a pre-determined bit in a register, wherein a logical value of said pre-         |
| 7  | determined bit determines a first logical location of said first memory and a second logical |
| 8  | location of said second memory;  |
| 9  | altering said information of said second memory to produce altered information;              |
| 10 | changing said logical value of said pre-determined bit in said register; and                 |
| 11 | responsive to said step of changing, interchanging said first logical location of            |
| 12 | said first memory with said second logical location of said second memory.                   |
| 1  | 2. (original) The method according to claim 1, wherein the reprogramming comprises:          |
| 2  | in-system reprogramming.   |
| 1  | 3. (original) The method according to claim 1, wherein said step of changing                 |
| 2  | actuates a system reset.   |
| 1  | 4. (original) The method according to claim 1, wherein said first and second                 |
| 2  | memories comprise:   |
| 3  | Random Access Memories.  |
| 1  | 5. (original) The method according to claim 1, wherein said step of altering said            |
| 2  | information comprises the step of:   |
| 3  | storing instructions to said second memory to produce said altered information.              |

- 1 6. (original) The method according to claim 1, wherein said program instructions 2 comprise:
- 3 vector instructions.
- 7. (original) The method according to claim 1, further comprising the step of:
- 2 responsive to said step of interchanging, executing said altered information of
- 3 said second memory from said first logical location.
- 8. (original) The method according to claim 1, wherein said step of identifying a pre-
- 2 determined bit comprises the step of:
- 3 identifying a battery-backed pre-determined bit.
- 1 9. (original) The method according to claim 1, wherein said second memory
- 2 comprises:
- 3 an external program memory.
- 1 10. (original) The method according to claim 1, wherein said second memory
- 2 comprises:
- 3 an internal program memory.
- 1 11.-15 (cancel)
- 1 16. (original) An arrangement for reprogramming a memory of a microcontroller,
- 2 comprising:
- a first memory, said first memory for storing program instructions to be executed
- 4 by the microcontroller, wherein said first memory is assigned to a first logical location;

a second memory, said second memory for storing data information, wherein said second memory is assigned to a second logical location;

- a pre-determined bit, said pre-determined bit for controlling assignment of said first and second logical locations to said first and second memories; and
- a logical value associated with said pre-determined bit, said logical value determining logical location of said first memory, wherein changing of said logical value interchanges said first logical location of said first memory with said second logical location of said second memory.
- 1 17. (original) The arrangement according to claim 16, wherein complementing 2 said pre-determined bit resets the system.
- 1 18. (original) The arrangement according to claim 16, wherein, responsive to
  2 interchanging said first logical location of said first memory with said second logical location of
  3 said second memory, said second memory stores program instructions to be executed by the
  4 microcontroller.
- 1 19. (original) The arrangement according to claim 16, wherein said reprogramming 2 comprises:
- 3 in-system programming.
- 1 20. (original) The arrangement according to claim 16, wherein said first memory 2 comprises:
- a lowest 1K of internal program memory space.
- 1 21. (original) The arrangement according to claim 16, wherein said pre-2 determined bit is located within a register.

| 1   | 22. (original) The arrangement according to claim 16, wherein said pre-                      |
|-----|--|
| 2   | determined bit is battery backed.  |
| 1   | 23. (original) The arrangement according to claim 16, wherein said first                     |
| 2   | memory stores reset and interrupt vectors.   |
| 1   | 24 (original) The arrangement according to claim 16, wherein said pre-                       |
| 2   | determined bit requires Timed Access Operation.  |
| 1   | 25. (original) A method for providing protected reprogramming of a memory in an              |
| 2   | electronic device, the method comprising the steps of:                                       |
| 3   | providing a first memory, said first memory storing program instructions that the            |
| 4   | microcontroller is capable of executing;   |
| 5   | providing a second memory, said second memory storing information;                           |
| 6   | identifying a pre-determined bit in a register, said pre-determined bit determining          |
| . 7 | storage to said first memory and said second memory;   |
| 8   | altering said information of said second memory to produce altered information;              |
| 9   | changing a logical value of said pre-determined bit in said register; and                    |
| 10  | responsive to said step of changing, storing said altered information of said                |
| 11  | second memory in said first memory, thereby allowing for the protected reprogramming of said |
| 12  | first memory.  |
| 1   | 26. (original) An electronic device for providing a safeguard against unexpected loss of     |
| 2   | data during memory reprogramming, the electronic device comprising:                          |
| 3   | a first memory, said first memory for storing program instructions, wherein said             |
| 4   | first memory is assigned to a first logical location:  |

5 a second memory, said second memory for storing data information, wherein said 6 second memory is assigned to a second logical location; 7 a pre-determined bit, said pre-determined bit for controlling assignment of said 8 first and second logical locations to said first and second memories; and 9 a logical value associated with said pre-determined bit, wherein changing said 10 logical value interchanges said first logical location of said first memory with said second logical 11 location of said second memory. 1 27. (original) A microcontroller for providing protected reprogramming of a memory, 2 the microcontroller comprising: a first memory, said first memory for storing program instructions, wherein said 3 first memory is assigned to a first logical location; 4 5 a second memory, said second memory for storing data information, wherein said 6 second memory is assigned to a second logical location; 7 a register, said register for storing memory bits associated with said first and 8 second memories; 9 a memory select bit, said memory select bit stored in said register and having a 10 logical value, said memory select bit further controlling assignment of said first and second 11 logical locations to said first and second memories; and 12 wherein, changing said logical value associated with said memory select bit 13 interchanges said first logical location of said first memory with said second logical location of 14 said second memory.

| i  | 28. (original) An electronic device for reprogramming a memory, comprising:                   |
|----|---|
| 2  | means for providing a first memory and a second memory, said first memory                     |
| 3  | storing program instructions, said second memory storing information;                         |
| 4  | means for identifying a pre-determined bit in a register, wherein a logical value of          |
| 5  | said pre-determined bit determines a first logical location of said first memory and a second |
| 6  | logical location of said second memory;   |
| 7  | means for altering said information of said second memory to produce altered                  |
| 8  | information;  |
| 9  | means for changing said logical value of said pre-determined bit in said register;            |
| 10 | and   |
| 11 | means for interchanging said first logical location of said first memory with said            |
| 12 | second logical location of said second memory.  |
| 1  | 2933. (cancel)  |
| 1  | 34. (original) An arrangement for altering a memory-addressing scheme of a memory,            |
| 2  | the arrangement comprising:   |
| 3  | a first memory having a first memory location with address X;                                 |
| 4  | a second memory having a second memory location with address Y; and                           |
| 5  | a pre-determined bit associated with said first memory and said second memory,                |
| 6  | said pre-determined bit having a logical value, wherein said logical value, when changed,     |
| 7  | assigns said first memory to said second memory location with address Y and said second       |
| 8  | memory to said first memory location with address X.  |
| 1  | 35. (original) A method for manipulating the logical address locations of two memories        |
| 2  | in an electronic device, the method comprising the steps of:                                  |

memory indicator such that said first set of logical address locations ranging from W to X are

38. (original) The method according to claim 35, wherein said step of adjusting said

1

2

Application No.: 09/924239 Docket No.: 20661-00788USPT

3 assigned to said second memory and said second set of logical address locations ranging from Y

- 4 to Z are assigned to said first memory further comprises the steps of:
- 5 re-routing incoming memory access requests corresponding to said first set of
- 6 logical address locations ranging from W to X to said second memory; and
- 7 re-routing incoming memory access requests corresponding to said second set of
- 8 logical address locations ranging from Y to Z to said first memory.